

Circuit Simulation Lab:12


Understanding the difference of Latches and Flipflop

The purpose of this experiment is to understand the difference between a latch and Flip-flop.

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Expected Timing Diagram

Design a verilog program such a way that it has ports clk, D, Q_Latch, Q_Flipflop outputs and capture the waveforms